|
Sorry, your e-mail address must be verified to use this feature. |
Please select a report reason. The document has been successfully reported. Sorry, reporting this document failed. |
|
|
|
|
|
You have successfully rated this document.
Sorry, you need to login to rate this document.
Sorry, you already rated this document.
You can't add an empty comment. Your comment has successfully been added. Sorry, your comment cannot be added. |
PFCM Design Guide with Analog PFC IC
An inrush-current prevention circuit is required due to the large DC link capacitance as shown in Fig. 1.
The relay of the circuit should be closed after DC link capacitor is charged far enough. PFCM, mini-SPM and
control IC can share single GND stage. Usually, this GND and the NSENSE terminal of PFCM should have the
same potential. Large surge voltage is easily produced between P and N terminals by large current switching.
To reduce surge voltage it is important to shorten the DC link bus wiring between PFCM and DC link
capacitor. In addition, good high frequency characteristic capacitor, such as polypropylene film capacitor
should be mounted near to P and N terminals as a snubber.
Tags: PFCM Design Guide with Analog PFC IC
|
Sorry, your e-mail address must be verified to use this feature. |
|
|
|
|
|
|
|
D
E Oye %searchD Truetones B Baby %search7search8search% Hotladiesguide 7
search